Conference Agenda
Overview and details of the sessions of this conference. Please select a date or location to show only sessions at that day or location. Please select a single session for detailed view (with abstracts and downloads if available).
Please note that all times are shown in the time zone of the conference. The current conference time is: 15th Sept 2026, 10:35:19am EEST
External resources will be made available 5 min before a session starts. You may have to reload the page to access the resources.
|
Daily Overview |
| Session | |
|
STE PS_D3: Special Session STIAM Location: Room U I2 Session Chair: Cristian Ravariu, UNSTPB University, Bucharest Special Session: Simulation Tools - from Industry Applications to bio-Medical engineering (STIAM) | |
| Presentation 7 | |
10:18am - 10:30am
Power Management in Integrated Circuits UPB/SDETTI, Romania The power management unit is an essential assembly in precision applications where reference voltages with increased accuracy are required. The design of these circuits is a challenge, especially when it comes to the automotive field, where supply voltages can vary significantly (between 3.3 and 40 V). The power management unit consists of a voltage reference, a voltage stabilizer, a bias circuit, a monitoring block and a pre-stabilizer with buffer. The article presents the design, optimization and implementation of the bandgap voltage reference circuit that must provide a stable and accurate reference voltage, independent of process variations with temperature and supply voltage. To reduce process variations, bipolar transistors were used because they have low variations with the manufacturing process. The base-emitter voltage of these transistors is approximately 0.6V at room temperature (27°C) independent of transistor dimensions or doping. In contrast, the threshold voltage of a MOS transistor is influenced by the thickness of the oxide layer, its quality, as well as the concentration of impurities present in both the transistor channel and the pol-ysilicon gate. For the implementation of the circuit at the schematic and layout level, the Virtuoso Schematic Editor and Virtuoso Layout Suite programs provid-ed by Cadence were used. | |
